The devices for test will be obtained from companies to ensure consistent state-of-the-art material quality and device design.

Nitronex - GaN HEMTs on Si, before and after dc aging. Perform rf stressing and characterization of the devices with our suite of techniques. Nitronex may also supply bare wafers, for calibration and to allow us to make some large area diodes and capacitors that can be aged and will provide a simpler initial characterization vehicle (Wayne Johnson and Ed Piner).

Raytheon - possibly InP and GaAs HEMTs on Si and InP HBTs on Si produced for the DARPA COSMOS program. GaN HEMTs on SiC substrates. Provide stressed and unstressed samples that will allow us to characterize the differences induced by rf and dc stressing and begin to identify the underlying physical mechanisms (Kurt Smith and Jeff LaRoche)

WIN Semiconductor - will supply GaAs pHEMTs for stressing and characterization. Initially we will purchase these devices, but may enter into a more collaborative arrangement as the program proceeds.

RFMD - a range of their device codes (Mike Antonell, Curt Barratt and John Fendrich)

Intel - Reliability statistics support, compound devices on Si

As the program progresses, we can add additional suppliers. We have former students and colleagues working at virtually all the compound and elemental semiconductor companies in the US and can readily tap into this network. We have a complete device fabrication/testing capability at UF including e-beam lithography through to rf and power testing. There will be a limited number of occasions where specific test structures or different metalizations will be required to provide additional evidence on the degradation mechanisms and we can provide these in-house.
Temperature Acceleration of Degradation—example from GaAs-based HBT reliability

- \( \ln(t_1/t_2) = \frac{E_a}{k} (1/T_1 - 1/T_2) \), where \( t_{1,2} \) are time to failure at temps \( T_{1,2} \)

- This slide from Triquint highlights the problem of using temperature acceleration as the only reliability test (Henderson, Reliability of Compound Semiconductors, 2006)

- This seems to be generally understood and there is increasing use of voltage, current and rf stressing at temperatures closer to the actual device operating temp (field returns due to other factors, ESD, capacitor defects, assembly/packaging issues)

- 2000 GaAs Rel.Workshop in Seattle-9/10 papers used accelerated temp as the sole basis of predicting reliability (Roesch, Micro. Rel. 41, 1123 (2001))
Electrical Stress Protocols

- Look for dominant factor causing degradation and is there recovery during OFF-state (trap generation)
- Ambient (oxidation, hydrogen effects)
- Field distributions (including inspection of non-uniformity in gate dimensions)
- Visual inspection, dc, rf, base noise spectra (f,V)-check for high leakage, etc.
- Define failure (eg. often 10-20% degradation in HBT current)
GaAs-based HBT reliability

- C replaced Be, Zn as base dopant
- AlGaAs→InGaP(surface recomb, larger ΔE_v, less recombination in emitter)
- Improved emitter-base ledge passivation
- Temp, Current density acceleration
  - midgap trap formation
  - hydrogen de-passivation
  - dislocation propagation
  - contact degradation, spiking
  - base dopant diffusion

\[ \text{TTF}=CJ^{-\alpha}e^{(-E_a/kT_j)} \]

C is const, J is current density, \( \alpha \) is current exponent, \( E_a \) activ. energy, \( T_j \) junct. temp. \( E_a \) typically \( \sim 1 \) eV
HEMT Reliability (InP and GaAs)

- Contact problems (esp. sinking gates)
- Surface states (gate lag)
- Hot carrier-induced (impact ionization at gate edge)
- Mechanical stress (H→Ti compressive stress due to piezo effects in semicond, del Alamo 1999)
- Corrosion (fig from Meneghesso and Zanoni, Micro. Rel. 42, 685 (2002))

![Schematic cross-section of an InP-based HEMT](image)

Fig. 1. Schematic cross-section of an InP-based HEMT, identifying the location of possible failure mechanisms.
Evolution of stress acceleration over the past few years

  - step stress 150-240°C 48h, 10 devices
  - degradation starts around 195°C (vendor dependent)
  - $I_{D,off}$, $R_{on}$, gate diode unchanged, no metal diffusion
  - at RT, hot electron effects $\rightarrow$ dc, rf degradation (neg. temp. coeff.)

  - dc stress (HTRB, HFGC, HTO), 50 devices
  - 3000 h on state ($V_{ds} 25V, 6W/mm$)/off state ($V_{ds} 46V, V_{gs} -6V$) hot electron stress
  - ascribed to hot carriers

- 2005, Valizadeh, IEEE Trans DMR 5,555 (2005), noise measurements suggest hot electron degradation

- 2005 HRL Lee et al. Electron Lett.41(2005), rf stress at 40V, least change for thin AlGaN
AlGaN/GaN HEMT Reliability (cont)

  - 3 temperature dc data(30,000 device hours, autoclave, ESD,RF life test(4000 h),
    $E_a=1.7-2.0$ eV, change in barrier height
  - rf HTOL, dc HTOL, storage at 200°C GaN-on-Si HEMTs
  - Some gate degradation
  - rf stress test 50-150°C,$E_a$ 1eV at 150°C to 0.39 eV at 50°C
  - trap generation two orders of magnitiude higher at high temperatures.
  - step stress, step recovery and step stress recovery
  - $I_{d_{max}} \downarrow$, $R_D \uparrow$, positive shift in $V_T$,
  - voltage is main driver, current supplies hot electrons, increases temperature
  - electric field induced defect formation in AlGaN through inverse piezoelectric effect.
    (AlGaN expands at high fields and total strain may exceed critical value leading to strain relaxation through defect formation)
  - Critical voltage depends on biasing during stressing (higher in off state and high power state than at $V_{ds}=0$), neg depend on stress current-not hot electron induced
  - Strong forward bais also degrades Shottky junction
AlGaN/GaN HEMT Reliability (cont)

- 2007 Northrop Grumman, Coffie et al. IEEE IRPS, pg 568
  - Vds 15-30V, Temp 25-175°C (junction temp 55-205°C), 3 devices each condition, driven at constant 10 GHz input power level (~3 dB compressed)
  - Output power degradation $\Delta P_{out}(t) = (1-bt^n)$ where the temp dependence of the fitting parameters $b$ and $n$ were obtained. Both are strongly voltage dependent, the degradation mechanism was not diffusion-limited and a negative activation energy.
  - Degradation ascribed to hot carrier effects.

- 2007 HRL, Conway et al. IEEE IRPS, pg 472
  - 3 temperature (285, 315, 345°C) dc step test (48 h 60°C, 120 h 120°C), burn in (rf stress 175°C) and accelerated rf life test, stressed at 2dB compression with pre-rf bias $I_{ds}$ 100 mA/mm, $V_{ds}$ 25V. The rf life test performed at constant channel temperature with 6 devices at each condition.
  - $E_a$ 1.8 eV. Increased current slump after rf stress

  - Dc life tests (3000h), $T_j$ 172°C
  - At moderate drain bias, <30 Vds, hot carrier induced degradation created by trap generation in the gate-drain access region
  - At high drain bias >30-50 Vds, AlGaN strain relaxation, increase in gate leakage
Comparisons of silicon and compound semiconductor reliability eras. Silicon eras on the bottom, compound semiconductors across the middle, epitaxial materials are on top (from Roesch 2006 and Stork, 2004).
Fig. 8. Reported accelerated test temperatures.

Fig. 9. Reported temperature of operation (use temperature).

Fig. 10. Reported activation energies.

Fig. 11. Relationship of lifetimes to activation energies for reported compound semiconductor reliability studies.
A quick look at the global reliability data for compound devices shows no obvious improvement in 20 years.

Is this an indictment of our industry or the fact we have always been moving to the “next” device technology?
If CS reliability is to be measured by Si standards, there are 2 focus areas:

1. Formalize the CS knowledge from the initial three reliability eras. Identify, define, and characterize the failure mechanisms for all CS materials. Important to match up the mechanisms with appropriate distributions and acceleration factors, e.g., high temperature stress shouldn’t be utilized when current density matters! Reliability physics are necessary for all mechanisms, not just when high temperature acceleration is employed.

2. Embrace the tactics of era 4 and 5 quickly and openly. Era 4 means effort on building-in reliability. Need to showcase progress on process control and the search for mavericks, rogue lots, and outliers. Continued development of fast, on-wafer, test structures to speed reliability advancements and new material implementations. Important to apply knowledge of telltale failure signatures and customer returns with the use of in-line screening. Biasing methods of over-voltage, over-current, over-power are expected while quiescent and leakage current monitoring show promise. Hot or cold chuck probing may be needed.

The defect reduction efforts of era 5 offer new territory to apply innovative tactics such as defect amplification, use of new approaches, and/or pioneering accelerations to put CSs ahead of Si.
Example of a 3D Approach to Device Reliability Issues-
Stability Problems with GaAs/AlGaAs HBTs

- High base doping, initially Be as the dopant
- At $p>4 \times 10^{19} \text{ cm}^{-3}$, recombination-enhanced diffusion of Be$^+$ interstitials from base into emitter, leading to positive shift in $V_{BE}$ and decrease in gain
- Switch to C as dopant, $p=3-10 \times 10^{21} \text{ cm}^{-3}$ (still issues with metallization stability, surface passivation, avalanche breakdown)
- Implant isolation for maintaining device planarity
Example of a 3D Approach to Device Reliability Issues - Stability Problems with GaAs/AlGaAs HBTs

Implant isolation schedule

<table>
<thead>
<tr>
<th>Species</th>
<th>Dose (cm⁻²)</th>
<th>Energy (keV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>H⁺</td>
<td>3 × 10¹⁵</td>
<td>100</td>
</tr>
<tr>
<td>H⁺</td>
<td>3 × 10¹⁵</td>
<td>150</td>
</tr>
<tr>
<td>H⁺</td>
<td>3 × 10¹⁵</td>
<td>200</td>
</tr>
<tr>
<td>H⁺</td>
<td>3 × 10¹⁵</td>
<td>250</td>
</tr>
<tr>
<td>H⁺</td>
<td>3 × 10¹⁵</td>
<td>300</td>
</tr>
<tr>
<td>H⁺</td>
<td>3 × 10¹⁵</td>
<td>340</td>
</tr>
<tr>
<td>F⁺</td>
<td>8 × 10¹²</td>
<td>40</td>
</tr>
<tr>
<td>F⁺</td>
<td>6 × 10¹²</td>
<td>100</td>
</tr>
<tr>
<td>F⁺</td>
<td>7 × 10¹²</td>
<td>200</td>
</tr>
<tr>
<td>F⁺</td>
<td>7 × 10¹³</td>
<td>250</td>
</tr>
<tr>
<td>F⁺</td>
<td>8 × 10¹²</td>
<td>300</td>
</tr>
<tr>
<td>F⁺</td>
<td>8 × 10¹²</td>
<td>360</td>
</tr>
</tbody>
</table>
Example of a 3D Approach to Device Reliability Issues-Stability Problems with GaAs/InGaP HBTs
Example of a 3D Approach to Device Reliability Issues—Stability Problems with GaAs/AlGaAs HBTs

<table>
<thead>
<tr>
<th>chuck temperature</th>
<th>Vcb</th>
<th>Power</th>
<th>junction temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>202°C</td>
<td>0V</td>
<td>15mW</td>
<td>261.7°C</td>
</tr>
<tr>
<td>167°C</td>
<td>0V</td>
<td>15mW</td>
<td>220.7°C</td>
</tr>
<tr>
<td>127°C</td>
<td>0V</td>
<td>15mW</td>
<td>174.1°C</td>
</tr>
<tr>
<td>27°C</td>
<td>4.5V</td>
<td>60mW</td>
<td>184.1°C</td>
</tr>
<tr>
<td>27°C</td>
<td>7.5V</td>
<td>90mW</td>
<td>301.5°C</td>
</tr>
</tbody>
</table>

Fig. 1. Arrhenius plot of time-to-failure vs junction temperature. The time-to-failure $t_{90}$ is defined as a 10% drop from the initial gain, corresponding to the initial degradation mechanism. The junction temperature is calculated for each stress condition, and is varied by changing the chuck temperature or the base-collector bias.

Fig. 2. Layout of test devices used to determine effect of implant isolation. Type II is the standard layout in which the implant boundary crosses the active area at one edge. In type II it crosses at two edges, and in type NI the implant is moved away from the active area.

Fig. 3. Time-to-failure vs emitter current density for devices of type II and type NI, showing more stable operation for devices where implant is moved away from the active area. A common mechanism dominates the initial degradation in the range 50–250 kA/cm$^2$. 
Example of a 3D Approach to Device Reliability Issues - Stability Problems with GaAs/AlGaAs HBTs

**Graph 1:**
- **AuGe; 2x10; 10mA; 0V;**
- **Ib/Ib0 @ Ie=5mA**
- **202C**
- **167C**
- **127C**
- **27C**
- **Stress time (seconds): 0 10000 20000 30000**

**Graph 2:**
- **AuGe; 2x10; 10mA; 0V;**
- **Ic shift (mV): 0 5 10 15 20 25**
- **202C**
- **167C**
- **127C**
- **27C**
- **Stress time (seconds): 0 10000 20000 30000**
Example of a 3D Approach to Device Reliability Issues - Stability Problems with GaAs/AlGaAs HBTs
Example of a 3D Approach to Device Reliability Issues—Stability Problems with GaAs/AlGaAs HBTs

Fig. 1. SIMS profiles of H and C in hydrogenated and subsequently RTA (525°C, 5 min) annealed HBT structures grown by MOMBE.
Example of a 3D Approach to Device Reliability Issues—Stability Problems with GaAs/AlGaAs HBTs

Fig. 2. Base current ($I_b$) as a function of bias stressing time at a current density of $8 \times 10^4$ A cm$^{-2}$ for devices grown under standard or hydrogen-rich conditions. Annealed samples showed stable characteristics.
Example of a 3D Approach to Device Reliability Issues - Stability Problems with GaAs/AlGaAs HBTs

- \((\text{C-H})^0 + e^- \rightarrow \text{C}^- + \text{H}^+ + e^-\)
- Injection-enhanced reactivation of base dopants
- Atomic hydrogen may form molecules (inactive)
- \(p\) increases, so gain decreases-dependent on injected current density and time
Burn-In Test System

- Supply voltage and current stressed devices to other MURI members for characterization—similar to Accel-rf but modular. Provide enough samples to produce realistic statistics.
- Currently 8 channels—expandable to 32, operational range 25-150°C, 0-60V, 5W. Will integrate IR camera and illumination source.
Raman scattering of GaN HEMTs

(a) Image of GaN HEMT device

(b) Schematic of GaN HEMT structure:
- 3nm GaN cap
- 30nm AlGaN (25% Al)
- 2.5 μm GaN
- SiC Substrate

Graphs showing:
- 3D plot of current vs. voltage vs. temperature
- Plot of Raman shift vs. temperature
- DC power vs. temperature
µ-Raman (collaboration with Jaime Freitas and Jihyun Kim)

- Contact-free and non-destructive.
- Spatial resolution typically $\leq 1 \, \mu\text{m}$, compared with conventional infrared technique (IR) with $15 \, \mu\text{m}$ spatial resolution. IR is not suitable for current advanced device designs because the channel spacing is normally less than 5 $\mu\text{m}$.
- First order Raman Scattering spectroscopy can be directly measure device temperature with high spatial resolution and has been previously used to access device temperatures by monitoring phonon frequency shift with temperature.
Thermal Simulations and IR Imaging

- T(Junc) of power devices is often significantly hotter than T(stage).
- Accurate extraction of activation energy requires knowledge of the true channel temperature.
- We have extensive experience in estimating heat transfer even in complex structures.
- Purchasing a high-resolution IR camera for direct imaging of the device operating temperature. We have collaborated with Nitronex on thermal imaging—a typical example is shown at right for a multi-finger power HEMT.
Epilayer Structures of HEMT-collaboration with NCU in Taiwan

<table>
<thead>
<tr>
<th>Layer</th>
<th>Thickness/Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>Al$_{0.22}$GaN</td>
<td>12 nm</td>
</tr>
<tr>
<td>AlN</td>
<td>0.5 nm</td>
</tr>
<tr>
<td>GaN</td>
<td>2μm</td>
</tr>
<tr>
<td>Si</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Property</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sheet carrier concentration (1/cm$^2$)</td>
<td>$-1.12 \times 10^{13}$</td>
</tr>
<tr>
<td>Mobility (cm$^2$/Vs)</td>
<td>1120</td>
</tr>
<tr>
<td>Sheet resistance (ohm/sq)</td>
<td>471.3</td>
</tr>
</tbody>
</table>
Process Flow:
1. Etch mesa (300nm depth)
2. Ohmic contact (2500nm thickness)
3. Schottky contact & pad (1.5μm thickness)

$V_{RB} \sim 200$ V
3D Thermal Images

- On sapphire (4.2 W)
- On Si (11.8 W)
Cross Sectional Thermal Images

- On sapphire (4.2 W)
  - Better temperature distribution along the finger
  - Temperature distribution across the fingers

- On Si (11.8 W)
  - Temperature distribution along the finger
  - Better temperature distribution along the finger
Temperature vs. input power

- 5 Fingers SBD (500 X 500 μm²)
  \( L_{GD} = 21 \mu m, L_G = 43 \mu m, L_D = 10 \mu m, W_G = 500 \mu m \)
Basic unit of failure in Si device technology is the FIT (Failure unit), defined as 1 failure/10^9 device hours. For 100 devices on test, a failure rate of 1000 FIT would mean there would be only 1 failure in 1 year.

Given that a relatively small number of devices will actually show failure, it is critical to both enhance the failure rate through accelerated testing (the five common stresses used are temperature, voltage, current, humidity and temperature cycling) and to treat the resulting reliability data correctly.
We will use standard Si reliability approaches to determine the instantaneous failure rate and mean time to failure and therefore the distribution functions most relevant to the specific device technology. It is expected that the Weibull distribution is the most relevant, since the failure rate will likely vary as some power of the age of the device. In this case, the failure rate, $\lambda(t)$ is given by

$$\lambda(t) = \left(\frac{\beta}{\alpha}\right)t^{\beta-1}$$

where $\alpha$ and $\beta$ are constants. For $\beta>1$, the failure rate increases with time, which is likely for compound devices as defect migration/creation, oxidation or contact degradation occur.

In the early part of our studies, Duane plotting may also be relevant to allow a quick prediction of failure rates when the number of device failures is low. In this approach, the log of the average failure rate (fraction of failed devices at time $t$ divided by the time) is plotted as a function of the log of time. The log-normal distribution function is a more general approach for describing the failure statistics over wide spans of time. It may also be the case that there will be two or more failure populations due to the presence of more than one failure mechanism. This can be resolved on a log-normal distribution that reveals the different time dependence of the various failure mechanisms.
Under accelerated aging conditions, different failure mechanisms may be accelerated by different amounts for the same applied stress.

In Si MOS devices, time dependent failure mechanisms include surface charge accumulation or injection, dielectric breakdown, electro-migration, contact degradation and corrosion due to contamination.

In compound semiconductors, there are added issues of local regions of non-stoichiometry that affect field distributions and increase recombination, oxidation of AlGaAs or AlGaN, high densities of dislocations and other extended defects in some structures and high surface state densities.
We will pay close attention to voltage and current acceleration stress mechanisms. Many studies in Si indicate the reaction rate of the failure mechanism is proportional to a power of the applied voltage as well as temperature, ie

$$R(T,V)=R_0(T)V^\gamma(T)$$

where the coefficient $R_0(T)$ is an Arrhenius function of $T$ and the power dependence varies between 1-4.5. This determines how much acceleration upon increasing the bias voltage used during stressing. If dielectric breakdown is the dominant failure mode, then at a given field, a fraction of the devices will fail in a short time, with no additional failures until an increased field is applied.

We will consult closely with the reliability statistics experts at Intel and all of the compound semiconductor companies involved in designing stress experiments performed at UF and will work with them to correlate the materials characterization data with the stress conditions they used on devices they provide to UF.
Glossary of terms in reliability

- **THB** (temperature-humidity-bias)-a standard set of conditions defined under Electronics Industry Alliance/JES D22-A101-B. 85°C/85% rel. humidity
- **HAST** (highly accelerated stress test)- a standard set of conditions defined under EIA JES D22-A110B. 110/130°C/85% rel. humidity
- **Burn-in test** - an initial stress at high current or temperature often found to weed-out defective parts and stabilize devices for further test.
- **TLM** - transmission line pattern used for extracting contact resistance- provides larger area for materials analysis. Lateral fields present, vertical fields absent, may be used to identify degrad mechanism in limited cases.
- **SEC** - standard evaluation circuitry
- **MTTF** - median or mean time to failure (time required for 50% population to fail)
- **ESD/EOS** - electrostatic discharge/electrical over-stress. ESD occurs when there is a difference in electrostatic potential between two charged objects; an exchange of electrostatic energy occurs causing their potentials to become balanced. EOS is the term for stress that exceeds the rated V/I and occurs when these exceeds the values guaranteed by the IC.
- **HBM** - human body model; modeling of a situation where energy from an external electrical power or electrostatic energy source becomes charged within the human body to become discharged as electrostatic energy.
- **MM** - machine model; modeling of a situation where electrostatic energy is charged within the machine through a grounding problem or other negative influence.
- **DIR** – design-in reliability
- **PLR** – package level reliability
- **SPC** – statistical process control using statistical techniques to measure and analyze the variation in processes. Most often used for manufacturing processes, the intent of SPC is to monitor product quality and maintain processes to fixed targets
- **EFR** – early failure rate
- **HTOL** – high temperature operating life
- **HTRB** – high temperature reverse bias
- **HFGC** – high forward gate current
- **Corrosion** – metal degradation due to chemical or electrolytic reactions in presence of moisture, contaminants or bias
- **Electromigration** – movement of metal atoms of a metal line in the direction of the current flow through that line. Metal atoms are removed from the starting end of the metal line and accumulate at the other end, forming voids at the entrance and hillocks at the exit of the line. Electromigration can result in open circuits (due to the voids) or line-to-line short circuits (due to the hillocks). Accelerated by temperature and current density, and is modeled with $t_f = CJ^{-n}e^{(Ea/kT)}$
- **Kink** – abrupt increase in drain current of HEMTs at a certain gate voltage, usually followed by a rapid increase in output conductance. A low frequency phenomenon related to trapping effects.
- **Gate sinking** – reaction of HEMT gate metal with semiconductor at elevated temperatures
COTS - commercial-off-the-shelf

TDDDB - time dependent dielectric breakdown charge injection mechanism, leading to destruction of dielectric layers over time. During the build-up stage, charges invariably get trapped in various parts of the oxide as current flows in the oxide. The trapped charges increase in number with time, forming high electric fields (electric field = voltage/oxide thickness) and high current regions along the way. This process of electric field build-up continues until the runaway stage is reached. During the runaway stage, the sum of the electric field built up by charge injection and the electric fields applied to the device exceeds the dielectric breakdown threshold in some of the weakest points of the dielectric.

Gate lag - a delayed response of the channel current to modulation of the gate potential. Results from traps on semiconductor surface near the gate.

Hot carrier effects - phenomenon involving the injection of highly energetic carriers into the gate oxide layer and the substrate, resulting in volume charge build-up that can shift transistor threshold voltages. This mechanism is accelerated by low temperatures. (often observed in HEMTs)-field accelerates electrons in channel. When $E_e > E_g$, impact ionization occurs, creating e-h pairs. Holes flow to the device source, overcome $\Delta E_v$, collected by gate. This leads to a negative gate component which may dominate at high $V_{DS}$. The shape of the $I_G-V_{GS}$ curves may identify impact ioniz. Manifested by $V_T$ shift, $V_B \uparrow, g_m$ and $f_t \downarrow$, power slump.

BIR - built in reliability. A phrase used in the Si industry (1900-1995 timeframe) where there was an emphasis on process control, in line screening and wafer level reliability (WLR) testing.